Abstract. We study Boolean circuits as a representation of Boolean functions and consider different equivalence, audit, and enumeration problems. For a number of restricted sets of gate types (bases) we obtain efficient algorithms, while for all other gate types we show these problems are at least NP-hard.
Introduction
The study of Boolean functions is an active research topic since more than one hundred years. Since the early papers of Shannon [RS42, Sha38] and Lupanov [Lup58] in the 1940s and 1950s, Boolean circuits (then called switching circuits) have been used as a computation model for Boolean functions. The computational complexity theory of Boolean circuits developed rapidly, see Savage's textbook [Sav76] . In the meantime many beautiful results have been proven, e. g., in the area of lower bounds or of algebraic and logical characterizations of small circuit classes, cf. [Weg87, Vol99] .
Another development of equal importance is the search for different representations (sometimes also called data structures, see, e.g., the books [MT98, Weg00] ) for Boolean functions that may facilitate solving presumably hard problems. Let us explain this with an example. The well-known satisfiability problem for propositional logic is known to be NP-complete. This immediately implies that the problem, given a Boolean circuit C, to decide if there is an input for which C outputs 1 is NP-complete as well. Thus, using Boolean circuits as a representation for a Boolean function f , to determine if f −1 (1) is not empty appears to be a computationally hard problem. However, if we represent f by a decision tree, satisfiability can be solved in polynomial time (in the size of the decision tree). The same holds for ordered binary decision diagrams and different further types of so called branching programs, see [Weg00] . This advantage of course has its price: generally, Boolean circuits are a much more succinct way of representing Boolean functions. Nevertheless, since the pioneering work by R. E. Bryant, branching programs and in particular ordered binary decision diagrams have turned out to be a suitable representation for many application areas such as model checking, VLSI design, computer-aided design, etc; we refer the interested reader to [Weg00] for a discussion.
In this paper, a different approach is advocated. While it is known that in general satisfiability for Boolean circuits is NP-complete, there are prominent easy special cases: For example, if we consider only circuits over a monotone base, the satisfiability problem admits an efficient solution. Another example is that of linear circuits (i. e., circuits with a base of linear functions). This phenomenon was studied systematically by H. R. Lewis in 1979 , who showed that satisfiability is NP-complete if the base contains or can implement the negation of implication, i. e., the function x ∧ ¬y. In all other cases, satisfiability has a polynomial-time algorithm. This dichotomy result holds for Boolean circuits as well as for propositional formulas. The work of Lewis has been taken up by Reith and Wagner [RW05] who examined further algorithmic problems such as the circuit value problem and the problem of counting the number of satisfying assignments.
Here we study further important algorithmic tasks for the representation of Boolean functions by Boolean circuits: First we examine the equivalence problem, i. e., the question if two given Boolean circuits represent logically equivalent Boolean functions, and the isomorphism problem, i. e., the problem if two given circuits can be made equivalent through a permutation of their input variables. While these problems are of enormous interest in the area of verification and model-checking, it should be remarked that also from a theoretical viewpoint they have a long history: they were studied by Jevons and Clifford in the 19th century and in particular the isomorphism problem became known as the "Jevons-Clifford Problem". The isomorphism problem admittedly gains its importance from a more theoretical point of view. In complexity theory, isomorphism problems in general are notorious since often they resist a precise complexity theoretic classification. Most famous of course is graph isomorphism, a candidate for an "intermediate problem" between P and the NPcomplete problems. Here we obtain a dichotomy distinguishing the easy from the hard cases for isomorphism of circuits, but for the hard problems we only have a hardness result, we are not able to prove completeness for a complexity class.
A second group of problems we study concerns so called frozen variables. A variable x is frozen in a Boolean circuit C if C is satisfiable and all its satisfying assignments give the same Boolean value to x. We study the problem to determine if a given circuit has a variable that is frozen. We also consider a variant that has become known recently under the name audit problem: this is the problem to decide if a given circuit has a frozen variable or is unsatisfiable. Originally the audit problem stems from the database area. One can view the value of a frozen variable as having been compromised by the results of the query expressed by the circuit. This is considered problematic with respect to data security questions (see [KPR03] ). The audit problem has further practical importance also in VLSI design and testing: here, a frozen variable is a hint for a stuck-at fault and hence a manufacturing defect within the circuit.
Finally, we study a variant of the counting problem that is also relevant in practice: Instead of just determining the number of satisfying assignments we are interested in an efficient way of producing (enumerating) all such assignments. Different notions of "efficient" enumeration have been considered in a paper by Johnson et al. [JYP88] . We recall these notions here (e. g., polynomial total time, polynomial delay) and study them in the context of enumerating solutions of Boolean circuits.
For all these problems we obtain complete complexity classifications: We determine exactly those circuit bases that make the problems hard (NP-complete or even harder) and for all remaining bases we present efficient algorithms solving these problems.
The organization of the paper is as follows: In the next section we define Boolean functions and Boolean circuits. We also introduce Post's lattice of all closed classes of Boolean functions; this lattice will be our main technical tool to obtain the desired complexity results. In Sect. 3 we formally introduce all algorithmic problems that we will classify. In Sect. 4 we then turn to equivalence and isomorphism while in Sect. 5 we study all audit-like problems; Sect. 6 contains our results on enumeration. Finally, Sect. 7 contains a conclusion and presents some open problems and future research directions.
Preliminaries
2.1. Boolean functions and Post's lattice. A Boolean function is an n-ary function f : {0, 1} n → {0, 1}. In the following we will often use well-known Boolean functions as 0, 1, ∧, ∨, ¬, ⊕, →, the implication function, and the (k + 1)-ary k-threshold function t k verifying t k (x 1 , . . . , x k+1 ) = 1 if and only if
A clone is a set of Boolean functions that is closed under superposition, i.e., it contains all projections (that is, the functions f (a 1 , . . . , a n ) = a k for 1 ≤ k ≤ n and n ∈ N) and is closed under arbitrary composition [PK79, Sze86, Pip97, Lau06] . Let B be a finite set of Boolean functions. We denote by [B] the smallest clone containing B and call B a base for [B] . The set [B] corresponds to the set of all Boolean functions that can be computed by B-circuits (as defined below). All closed classes of Boolean functions are known, as is their inclusion structure, which forms a lattice. This lattice is named after its discoverer E. Post [Pos41] .
The following properties are crucial for the below definitions of the clones: -f is c-reproducing if f (c, . . . , c) = c, c ∈ {0, 1}. The functions ∧ and ∨ are 0-and 1-reproducing, the binary exclusive or, ⊕, is 0-reproducing, but not 1-reproducing, whereas the unary negation (¬) is neither 1-nor 0-reproducing.
-f is monotonic if a 1 ≤ b 1 , . . . , a n ≤ b n implies f (a 1 , . . . , a n ) ≤ f (b 1 , . . . , b n ). Boolean functions built up on composition of only ∧, ∨, 0, 1 are monotonic, like for instance
-f is c-separating of degree k if for all A ⊆ f −1 (c) of size |A| ≤ k there exists an i ∈ {1, . . . , n} such that (a 1 , . . . , a n ) ∈ A implies a i = c, c ∈ {0, 1}. The (k + 1)-ary k-threshold function t k is 1-separating of degree k, but not 1-separating of degree
, which is the ternary majority function, is 1-separating of degree 2.
-f is c-separating if f is c-separating of degree |f −1 (c)|. The implication (x → y) ≡ ¬x ∨ y is 0-separating.
-f is affine if f ≡ x 1 ⊕· · ·⊕x n ⊕c with c ∈ {0, 1}. The function g(x, y, z) ≡ x⊕y⊕z⊕1 is affine and self-dual. For a list of all Boolean clones see Table 1 and for their inclusion structure see Figure 2 . For an extensive introduction to superposition, Post's Lattice and related problems see [BCRV03] . In the naming of the clones the semantic of single indexes is as follows. Index 2 indicates that the clone contains no constants at all. Index 0 (resp. 1) indicates that the clone contains only the constant 0 (resp. 1) but not 1 (resp. 0). Clones with no index contain both constants 0 and 1. The only exceptions to this convention are the clones D and D 1 which do not contain any constants at all. The index * stands for all valid indexes. Clones of particular importance in this paper are:
-the clone of all Boolean functions 
-the clones I * containing only the identity and some constant functions, e.g., I 0 = [id , 0] In the following we will often implicitly refer to the inclusion structure of Post's lattice. Here are some facts that we will use.
-The function x ⊕ y ⊕ z is a function of D 1 since it is in L 2 (see the base given in Table 1 ) and L 2 ⊂ D 1 . -Similarly the ternary majority function t 2 (x, y, z)
. Indeed in this case [B] is either S k 12 for some k ≥ 2, or R 1 or R 2 (which both contain S 2 12 ).
We will often add some constant c = 0 or 1 to a clone C and consider the clone C ′ = [C ∪ {c}] generated out of C and c. With Post's lattice one can determine this C ′ quite easily: It is the lowest clone above C that contains c, i.e., the lowest clone above both C and I c . As a consequence a base of C ′ is obtained by a base of C to which we add the constant c. The following list contains identities we will frequently use.
-BF = [S 1 ∪ {1}], thus {x ∧ ¬y, 1} is a base of BF.
2.2. Boolean circuits. Let us now define the central objects that we deal with in this paper, namely Boolean circuits (see also [Vol99] ):
Definition 2.1. Let B be a finite set of Boolean functions. A Boolean circuit over B, or a B-circuit is a tuple C = (V, E, α, β, o), where (V, E) is a finite, acyclic, directed graph, α : E → N is an injective function, β : V → B ∪ {x i | i ∈ N}, and o ∈ V, such that the following conditions hold:
Nodes in V are also called gates. A gate v with β(v) ∈ {x i | i ∈ N} is called an inputgate, and o is called output-gate. Later the function α will be used to specify the order of the predecessors of a gate.
With Var(C) we denote the variables appearing in the circuit C, i.e., the set
This definition of a Boolean circuit corresponds to the intuitive idea that a circuit consists of a set of gates which are either input gates, or compute some Boolean function (in our case, functions from B) with arguments taken from the predecessor gates. The set B is also called a base. The distinguished gate o is the output-gate, i.e., the value computed by the circuit is the result computed in this gate. The size of a circuit is the number of non-input gates. The function computed by a circuit is defined in the canonical way: Once we know the values for the input-gates, we can inductively (since the graph is acyclic) compute the value for each gate g ∈ V . For non-commutative functions in B, the ordering α on the edges in the graph gives a well-defined function value. The following definition captures this formally: Definition 2.2. Let C = (V, E, α, β, o) be a Boolean circuit with Var(C) = {x 1 , . . . , x n }, and let a 1 , . . . , a n ∈ {0, 1} . Let v be a gate in C. We define the function f v computed by the gate v on input (a 1 , . . . , a n ) as follows:
-If v is an input-gate, i.e., β(v) = x i for i ∈ {1, . . . , n} , we define f v (a 1 , . . . , a n ) = a i .
-If v has in-degree k, and v 1 , . . . , v k are the predecessor gates of v in C such that
. . , a n )).
We define the function f C : {0, 1} n → {0, 1}, the function computed by C, as f o . Figure 1 : The list of all Boolean clones with definitions and bases, where
j=1,j =i x j and dual(f )(a 1 , . . . , a n ) = ¬f (¬a 1 . . . , ¬a n ). If the function f C associated with a circuit C does not depend on its ith argument, we say that x i is a fictive or irrelevant variable for the circuit.
By writing C(x 1 , . . . , x n ), we mean that C is a circuit such that Var(C) ⊆ {x 1 , . . . , x n }. For constant values a 1 , . . . , a n ∈ { 0, 1 }, we also denote f C (a 1 , . . . , a n ) by C(a 1 , . . . , a n ). An assignment for the variables in C(x 1 , . . . , x n ) is a function I : {x 1 , . . . , x n } → {0, 1}. Such an assignment is also called compatible with C. We will write I |= C if C(I(x 1 ), . . . , I(x n )) = 1. In this case we also say that I is a satisfying assignment or a solution for C. We denote by Sat(C) the set of assignments satisfying C and by #Sat(C) the cardinality of this set. A circuit is satisfiable if it has a satisfying assignment. When the order of variables is clear from the context, we write an assignment simply as the tuple of binary values, i.e., with (a 1 , . . . , a n ) we denote the corresponding assignment I where I(x i ) = a i for all relevant i. For convenience we also often write C(a 1 . . . a n ) when we mean C(a 1 , . . . , a n ). Hence C(1 n ) denotes the value C(1, . . . , 1). We sometimes view the circuit as a function of its assignments, and write C(I) = 1 if I |= C, and C(I) = 0 otherwise. In the following, let n ∈ N, let f be an n-ary Boolean function, a ∈ { 0, 1 }, and I 1 , I 2 be functions I 1 , I 2 : {x 1 , . . . , x n } → {0, 1}. We define # a (I) = #{ i : 1 ≤ i ≤ n and I(x i ) = a }. For assignments I 1 and I 2 , we write
For a circuit C and a variable x ∈ Var(C), the variable x is said to be frozen in C if C is satisfiable and there is a constant c ∈ {0, 1} such that for all assignments I, I |= C implies I(x) = c. Similarly we define that V ⊆ Var(C) is frozen in C if every variable in V is frozen in C.
Problems for propositional circuits and complexity classes
We now define the list of computational problems involving Boolean circuits that we study in this paper. All our problems are connected to the satisfiability problem and the circuit value problem defined as follows-in the following, let B be a base, i.e., a finite set of Boolean functions.
Problem:
. . , x n ) and an assignment (a 1 , . . . , a n ) Question: Is f C (a 1 , . . . , a n ) = 1? The complexity of these problems is well known:
, and solvable in ¶ otherwise.
Proposition 3.2 ([Lad75],[RW05]
). Let B be a finite set of Boolean functions, then VAL C (B) ∈ ¶.
We will be interested in equivalence and isomorphism problems. Let us define precisely these two notions.
Definition 3.3. Let π : { x 1 , . . . , x n } → { x 1 , . . . , x n } be a permutation and I : { x 1 , . . . , x n } → { 0, 1 } be a truth assignment. We define the permuted assignment π(I) by π(I)(x i ) = I(π(x i )) for i = 1, . . . , n.
Definition 3.4. Let C 1 (x 1 , . . . , x n ) and C 2 (x 1 , . . . , x n ) be B-circuits.
The two circuits are equivalent, denoted by C 1 ≡ C 2 , if for all truth assignments
The two circuits are isomorphic, denoted by C 1 ∼ = C 2 if there exists a permutation π : { x 1 , . . . , x n } → { x 1 , . . . , x n } such that for all truth assignments I : { x 1 , . . . , x n } → { 0, 1 }, I |= C 1 if and only if π(I) |= C 2 .
Using these equivalence relations, we define the Boolean equivalence and Boolean isomorphism problem for B-circuits:
Problem: EQ C (B) Instance: Two B-circuits C 1 and C 2 Question:
The equivalence problem for propositional circuits or formulas is one of the standard coNP-complete problems. The complexity of the next problem we consider, the isomorphism problem, is not completely determined. It is clearly coNP-hard and lies in the second level of the polynomial hierarchy, more precisely in Σ p 2 . However, it is not known to be solvable in coNP, and is not complete for Σ p 2 , unless the polynomial hierarchy collapses [AT00] . We study the version of this problem where the inputs are restricted to B-circuits:
Problem: ISO C (B) Instance: Two B-circuits C 1 and C 2 Question:
The next two problems are concerned with frozen variables. As defined earlier a variable x is frozen in a satisfiable circuit if all solutions of the circuit assign x the same Boolean value. The problem of recognizing frozen variables in Boolean formulas was first studied by Jon Kleinberg, Christos Papadimitriou, and Prabhakar Raghavan in [KPR03] ; their motivation to consider this problem was to ensure that database queries do not reveal information that should be kept secret. Again, we consider the version of two problems in this context where we restrict the propositional gates allowed to appear in the input circuits:
If we restrict the problem FV C (B) to instances with V ′ = V , then we obtain the generalized Unique Satisfiability problem over circuits. This is a natural complete problem for the class US (see [BG82] ). We define the problem Unique SAT C (B) to be the restriction of this problem to B-circuits as input.
Problem: Unique SAT C (B) Instance: A B-circuit, C Question: Does C have exactly one satisfying assignment? The question of the existence of such a frozen variable is the following problem Problem:
Is there a frozen variable in C? Note that in the above problem ∃ FV C (B) it is necessary that the circuit is satisfiable. If we drop the restriction of being satisfiable, we have the definition of the so called Audit problem: Does C have a frozen variable or is C unsatisfiable?
Besides these decision problems we are also interested in the enumeration problem which asks, for a given Boolean circuit to generate the set of its satisfying assignments with no repetition.
Problem: Enum SAT C (B) Input:
All satisfying assignments of C In the following in establishing the complexity of the decision problems defined above we need notions of the following complexity classes: Let ¶ (NP resp.) be the class of languages which are decidable (acceptable, resp.) by deterministic (nondeterministic, resp.) Turing machines in polynomial time. For an arbitrary complexity class K, let coK = { A : A ∈ K }.
which is the second level of the Boolean hierarchy and contains both NP and coNP (see [CGH + 
For our hardness results we mostly employ logspace many-one reductions, defined as follows: A language A is logspace many-one reducible to some language B (written A ≤ For the enumeration problem polynomial time is not a suitable notion of efficiency, since the number of solutions may be exponential in the length of the circuit. For the notion of an "efficient" enumeration algorithm, we use the definitions from [JPY88] . An algorithm for the enumeration problem has polynomial total time, if the running time of the algorithm is polynomial in the length of the input circuit and in the number of its satisfying solutions. This notion is also referred to as output polynomial. An important feature of an enumeration algorithm is the ability to start generating solutions as soon as possible, and more generally to generate solutions in a regular way with a limited delay between two successive outputs. It has polynomial delay if the time needed by the algorithm between its start and the printing of the first solution, the time between the printing of each two consecutive solutions, and the time between printing the last solution and the termination of the algorithm is bounded by a polynomial in the length of the input circuit. In [JPY88] the authors exhibited polynomial-delay algorithms that used exponential space and therefore distinguished polynomial-delay algorithms using only polynomial space. In our paper polynomial-delay enumeration algorithms all work with polynomial space, hence we do not mention it explicitly. An enumeration algorithm with polynomial delay can be further required to output the elements in some order (e.g. lexicographic order) (see [JPY88] ).
Let us now make explicit the main tool that we will use in order to get complexity classifications.
Proposition 3.5. Let Prob be one of the decision problems introduced above, and let B 1 , B 2 be finite sets of Boolean functions such that
Proof. Since all of the problems that we study in this paper only consider the function computed by the corresponding input circuits, it is clear that a transformation converting a circuit into an equivalent one leaves the properties considered in these decision problems invariant. Observe that if B 1 and B 2 are finite sets of Boolean functions such that B 1 ⊆ [B 2 ], then every function from B 1 can be expressed as a B 2 -circuit, its so-called B 2 -representation. Thus we can, in logarithmic space, convert any B 1 -circuit into an equivalent B 2 -circuit in replacing every gate of the original circuit (which is a function from B 1 ) by its B 2 -representation. This concludes the proof. Note that since B 1 and B 2 are not part of the input the cost of computing the B 2 -representations of the functions of B 1 is a not taken into account.
Since the above result shows that the complexity of the problems we study does not depend on the particular base of a clone that we consider, we sometimes write Prob(C) for a clone C. For example, we write SAT C (BF) to denote the satisfiability for a set B with
[B] = BF, e.g., for SAT C ({∧, ∨, ¬}). Due to the above, choosing a different base B of BF results in a problem with the same complexity.
As a consequence in order to get a complete classification for Prob(B) for every finite set B it is enough to examine all possible clones. When we show a hardness result for Prob(C) for some clone C, then hardness also holds for every finite set B such that C ⊆ [B] . Also when we show tractability of Prob(C), then tractability also holds for every finite set B such that B ⊆ [C].
We also note that a similar result as Proposition 3.5 applies to the enumeration problem. For example, if B 1 ⊆ [B 2 ], and there is a polynomial-delay enumeration algorithm for B 2 -circuits, then there also is a polynomial-delay enumeration algorithm for B 1 -circuits.
Equivalence-and isomorphism problems
In this section we use the inclusion structure of all closed classes (see Figure 2 ) to determine the complexity of EQ C (B) step by step. Similarly we are able to give lower bounds for the isomorphism problem of B-circuits.
The following lemma will be a useful fact in our proofs-the lemma follows from the simple observation that for the equivalence-or isomorphism problems, consistently swapping 0s and 1s does not change the complexity. Let us first introduce some notation. If f is an n-ary Boolean function, then dual(f ) denotes the Boolean function such that dual(f )(x 1 , . . . , x n ) = ¬f (¬x 1 , . . . , ¬x n ). For a set B of Boolean functions, let Proof. If B only contains to ∨-functions (∧-functions, ⊕-functions resp.), the basic idea is that we can first compute an explicit normal form for the functions computed by such a B-circuit. This normal form then easily allows to determine equivalence or isomorphism.
First let B ⊆ V. Let C 1 (x 1 , . . . , x n ) and C 2 (x 1 , . . . , x n ) be two B-circuits. The Boolean functions described by C 1 and C 2 can be expressed as follows:
, where a 1 , . . . , a n , b 1 , . . . , b n ∈ {0, 1}. The values of a i and b i , where 0 ≤ i ≤ n, can be determined easily by using the following simple facts: a 0 = 0 (b 0 = 0, resp.) iff f C 1 (0 n ) = 0 (f C 2 (0 n ) = 0, resp.) and a i = 0 (b i = 0, resp.) for 1 ≤ i ≤ n iff a 0 = 0 (b 0 = 0, resp.) and f C 1 (0 i−1 10 n−i ) = 0 (f C 2 (0 i−1 10 n−i ) = 0, resp.). This can be checked in polynomial time with the help of VAL C (B) as an oracle. Since VAL C (B) is tractable (see Proposition 3.2) we conclude that the normal forms can be computed efficiently. Now, clearly (C 1 , C 2 ) ∈ EQ C (B) iff either a 0 = b 0 = 1 or a 0 = b 0 = 0 and a i = b i for 1 ≤ i ≤ n, and similarly, (
Thus we conclude that EQ C (B) and ISO C (B) are tractable.
Tractability for B ⊆ E now follows immediately from the above using Lemma 4.1. Finally let B ⊆ L and let C 1 and C 2 be B-circuits. The Boolean functions described by the B-circuits C 1 (x 1 , . . . , x n ) and C 2 (x 1 , . . . , x n ) can be expressed as follows: where a 1 , . . . , a n , b 1 , . . . , b n ∈ { 0, 1 }. Similar to the above cases the values a i and b i for 0 ≤ i ≤ n can be determined by a ⊕ L-calculation, since we know that VAL C (B) is tractable. In particular a 0 = f C 1 (0, . . . , 0) ,
Again, both problems are tractable.
The main step in obtaining hardness for the remaining cases now is to show that both equivalence and isomorphism are hard for monotone functions. This is the statement of the next lemma.
Lemma 4.3. EQ C ({∨, ∧}) and ISO C ({∨, ∧}) are ≤ log m -hard for coNP. Proof. We prove that 3 -TAUT, the problem of deciding whether a 3 -DNF formula is a tautology, is logspace reducible to EQ C ({∨, ∧}) and ISO C ({∨, ∧}). Since 3 -TAUT is well known to be coNP-hard this will complete the proof.
Let H(x 1 , . . . , x n ) be a 3 -DNF formula with Var(H) = {x 1 , . . . , x n }. Let C(x 1 , . . . , x n , y 1 , . . . , y n ) be the circuit obtained from H in replacing every occurrence of a negated variable ¬x i by the fresh variable y i . Note that C is a {∨, ∧}-circuit that can have fictive variables. Define C 1 (x 1 , . . . , x n , y 1 , . . . ,
We claim that H is a tautology if and only if C 1 ≡ C 2 if and only if C 1 ∼ = C 2 . Suppose first that H is a tautology. We prove that every assignment that sets at least one of x i and y i to true for every i = 1, . . . , n satisfies C, thus proving C 1 ≡ C 2 and a fortiori C 1 ∼ = C 2 . Let I be such an assignment. Consider the assignmentĨ defined byĨ(x i ) = I(x i ) andĨ(y i ) = 1 − I(x i ) for i = 1, . . . , n. Observe thatĨ satisfies C since H is a tautology. Moreover since for every i, I(x i ) + I(y i ) ≥ 1 we have I ≥Ĩ. Therefore by monotonicity I satisfies C as well.
Conversely, suppose that H is not a tautology. We prove that #Sat(C 1 ) = #Sat(C 2 ), thus proving C 1 ∼ = C 2 and a fortiori C 1 ≡ C 2 . Let I be an assignment that does not satisfy H. Consider I ′ defined by I ′ (x i ) = I(x i ) and I ′ (y i ) = 1 − I(x i ) for i = 1, . . . , n. Observe that I ′ satisfies C 1 but not C 2 . Since Sat(C 2 ) ⊆ Sat(C 1 ), this proves that #Sat(C 2 ) < #Sat(C 1 ).
The next three propositions generalize the hardness result from Lemma 4.3. . By Figure 1 we know that g(x, y, z) = x ∧ (y ∨ z) is a base of S 10 . Since g(x, y, y) = x ∧ y and g(1, x, y) = x ∨ y we know that ∧ ∈ [B] and ∨ ∈ [B ∪ {1}]. Therefore according to Proposition 3.5 and Lemma 4.3 we get that EQ C (B ∪ {1}) and ISO C (B ∪ {1}) are coNP-hard. We now reduce these problems respectively to EQ C (B) and ISO C (B). Let C 1 (x 1 , . . . , x n , 1) and C 2 (x 1 , . . . , x n , 1) be two B ∪ {1}-circuits. Let v be a fresh variable that will be used to replace the constant 1. Let
, C ′ 1 and C ′ 2 can be represented as B-circuits, and their B-representation can be computed in logarithmic space, see proof of Proposition 3.5. It is obvious that C 1 ≡ C 2 if and only if 
, the ternary majority function, is a base for D 2 . Using the equalities t 2 (x, y, 0) = x ∧ y and t 2 (x, y, 1) = x ∨ y, we can transform C 1 and C 2 into equivalent {t 2 , 0, 1}-circuits in logarithmic space. For ease of notation, we denote these (equivalent) circuits with C 1 (x 1 , . . . , x n , 0, 1) and C 2 (x 1 , . . . , x n , 0, 1) again. We note that due to the above transformation, every application of t 2 in C 1 or C 2 has exactly one constant argument.
We now construct {t 2 }-circuits C ′ 1 and C ′ 2 such that C 1 ≡ C 2 if and only if C ′ 1 ≡ C ′ 2 . Due to Proposition 3.5, this completes the proof.
Let u and v be fresh variables that will be used to replace the constants 0 and 1 that appear in C 1 and C 2 . Now define
By construction, C ′ 1 and C ′ 2 are {t 2 }-circuits. We prove that C 1 ≡ C 2 if and only if C ′ 1 ≡ C ′ 2 . First assume that C 1 ≡ C 2 , and let I be an assignment for {x 1 , . . . , x n , u, v}. If I(u) = I(v), then I |= C ′ 1 iff I |= C ′ 2 iff I(u) = I(v) = 1. Now consider the case that I(u) = I(v). Since t 2 is a self-dual function it is sufficient to consider the case I(u) = 0 and I(v) = 1. In this case I |= C ′ i iff I |= C i for i = 1, 2, and hence I |= C ′ 1 iff I |= C ′ 2 since C 1 ≡ C 2 . Conversely, suppose that C 1 ≡ C 2 . Then we can suppose that there exists an assignment I that satisfies C 1 but not C 2 . Extend I to I ′ by setting I ′ (u) = 0 and I ′ (v) = 1. It is easy to see that I ′ satisfies C ′ 1 but not C ′ 2 , thus proving that C ′ 1 ≡ C ′ 2 . We have a similar result for the isomorphism problem. Proposition 4.6. Let B be a finite set of Boolean functions such that
While the proof of this proposition uses essentially the same reduction as above, it is technically more involved and requires some technical results. We will reduce from the isomorphism problem for {∧, ∨}-circuits, which we know to be coNP-hard due to Lemma 4.3. However, in the proof of Proposition 4.6, we will need some special properties of the instances of ISO C ({∨, ∧}) that we reduce from. We therefore present a series of intermediate technical results that allow us to restrict the instances of ISO C ({∨, ∧}) as required.
First we need to introduce some new notion.
Definition 4.7. A pair of two variables {s, t} is dominant for a circuit C, if every truth assignment I with I(s) = I(t) = α satisfies the circuit C if and only if α = 1.
The following lemma gives some easy properties of dominant pairs. The proof of the lemma is straight-forward.
Lemma 4.8.
(1) Let C be a circuit, and let {s, t} and {s ′ , t ′ } be two dominant pairs for C. Then {s, t} ∩ {s ′ , t ′ } = ∅.
(2) Let C 1 and C 2 be two circuits such that C 1 ∼ = C 2 via a permutation π. If {s, t} is a dominant pair for C 1 , then {π(s), π(t)} is a dominant pair for C 2 .
Proof. For the first part, assume that {s, t} ∩ {s ′ , t ′ } = ∅. Then there is an assignment I with I(s) = I(t) = 0, and I(s ′ ) = I(t ′ ) = 1. Since {s, t} is dominant for C, it follows that I |= C. On the other hand, since {s ′ , t ′ } is dominant for C as well, we know that I |= C, a contradiction. The second part is trivial. Next we need the following result, which says that the isomorphism problem remains hard for monotone functions even for some restricted instances.
Lemma 4.9. ISO C ({∨, ∧}) is ≤ log m -hard for coNP, even when instances are restricted to pairs of circuits (C 1 , C 2 ) where neither C 1 nor C 2 implies or is implied by one variable, and further #Sat(C 1 ) + #Sat(C 2 ) < 2 n where n is the number of variables in C 1 , which is the same as the number of variables in C 2 .
Proof. We reduce the problem ISO C ({∨, ∧}), which is coNP-hard due to Lemma 4.3, to the same problem with restrictions on the instances.
Let (C 0 1 , C 0 2 ) be a pair of {∨, ∧}-circuits given as an instance of ISO C ({∨, ∧}). Without loss of generality one can suppose that they have the same number of variables, n, and that C 0 i is of the form C 0 i ′ ∧ (y ∧ z). Thus C 0 i has fewer than 2 n−1 solutions. Since both C 0 i are monotone, we can, in polynomial time, verify whether C 0 1 or C 0 2 are constant. If one of them is, then C 0 1 ∼ = C 0 2 is true if and only if they are equivalent to the same constant. Hence we assume that neither C 0 1 nor C 0 2 is constant. For i ∈ {1, 2}, we now rewrite C 0 i into C i = t 2 (z 1 , z 2 , C 0 i ), where t 2 is the ternary majority function.
We will show that the C i 's have the desired properties, and that C 0 1 ∼ = C 0 2 if and only if C 1 ∼ = C 2 , thus concluding the proof.
Clearly, since the outmost operator of C 1 and C 2 is the majority function, and neither C 0 1 nor C 0 2 are constant, it follows that no variable implies or is implied by one of the C i . Obviously, #Sat(C i ) = 2 · #Sat(C 0 i ) + 2 n , since the solutions of C i are exactly those of C 0 i extended with z 1 = z 2 (giving two solutions for each solution of C 0 i ), plus all 2 n assignments setting z 1 = z 2 = 1. Since #Sat(C 0 i ) < 2 n−1 , it follows that #Sat(C i ) < 2 n + 2 n = 2 n+1 . Therefore, #Sat(C 1 ) + #Sat(C 2 ) < 2 n+2 as required (note that n + 2 is the number of variables appearing in C 1 and C 2 ).
It remains to show that C 0 1 ∼ = C 0 2 if and only if C 1 ∼ = C 2 . The left-to-right direction is trivial, by extending the permutation to be the identity on {z 1 , z 2 }. For the other direction, assume that C 1 ∼ = C 2 via a permutation π. Observe that {z 1 , z 2 } is a dominant pair for both circuits. If π({z 1 , z 2 }) = {z 1 , z 2 }, then since z 1 and z 2 are symmetric, we can assume that π(z i ) = z i , and π restricted to the original variables establishes C 0 1 ∼ = C 0 2 . Hence assume π({z 1 , z 2 }) = {z 1 , z 2 }. According to Lemma 4.8, π({z 1 , z 2 })∩{z 1 , z 2 } = ∅. Since z 1 and z 2 are symmetric, we assume without loss of generality that π({z 1 , z 2 }) = {z 1 , x} for a variable x of C 2 .
We prove that C 0 2 is equivalent to x. First let I be an assignment to the variables in C 0 2 with I(x) = 1, we prove that I |= C 0 2 . For this, consider the assignment I + which extends I by I + (z 1 ) = 1 and I + (z 2 ) = 0. Since {z 1 , x} is dominant, it follows that I + |= C 2 , and thus I |= C 0 2 . Therefore, x implies C 0 2 . For the other direction, let I be an assignment with I(x) = 0, we show that I |= C 0 2 . We extend I to I + by setting I + (z 1 ) = 0 and I + (z 2 ) = 1. Since {z 1 , x} is dominant for C 2 , it follows that I + |= C 2 , hence we know that I |= C 0 2 , and thus C 0 2 is equivalent to x as claimed. Therefore, C 2 has exactly three relevant variables (recall that a variable x is relevant for a circuit C, if there are assignments I 1 and I 2 such that I 1 (x ′ ) = I 2 (x ′ ) for all variables x ′ = x, and I 1 |= C and I 2 |= C, i.e., if the value of the function computed by the circuit in fact depends on x).
Since C 2 ∼ = C 1 , we know that C 1 also has exactly three relevant variables. Hence C 0 1 has exactly one relevant variable, and since we also know that C 0 1 is a monotone circuit, it follows that C 0 1 is equivalent to a single variable. In particular, C 0 1 ∼ = C 0 2 as claimed. We need a last technical result. This lemma allows us, in the later proof of Proposition 4.6, to use a similar argument as in the above proof of Lemma 4.9: In both proofs it is essential that we can control the possible dominant pairs of a circuit that is of the form t 2 (x 1 , x 2 , C), where t 2 is the ternary majority function and C is some circuit. In the proof of Lemma 4.9, we knew the dominant sets of t 2 (z 1 , z 2 , C 0 i ) since z 1 and z 2 did not appear in C 0 i . In the proof of Proposition 4.6, the situation will be a bit more complicated, and we will need the following lemma to ensure that the dominant pairs in the circuits resulting from our reduction are exactly the ones that we need.
Lemma 4.10. If C(x 1 , . . . , x n , 1, 0) is a circuit that does not imply a variable and is not implied by a variable, then {u, v} is the only dominant pair for
where u and v are new variables.
We note that a circuit C implies a variable if and only if the function computed by C is 1-separating, and is implied by a variable if and only if the function computed by C is 0-separating We note that for the ternary majority function t 2 , all pairs of two distinct variables are dominant. Proof. We use the following notation: For an assignment I for C, with I + we denote the assignment I extended with I + (u) = 1 and I + (v) = 0. By construction it follows that I |= C if and only if I + |= C ′ .
Clearly, {u, v} is dominant for C ′ . Let {u ′ , v ′ } = {u, v} be dominant for C ′ . Due to Lemma 4.8, we know that {u, v} ∩ {u ′ , v ′ } = ∅.
First assume u ∈ {u, v} ∩ {u ′ , v ′ }, then {u ′ , v ′ } = {u, x} for a variable x of C. We prove that x implies C. Hence let I(x) = 1. By construction, we have that I + (u) = 1, and I + (x) = I(x) = 1. Since {u, x} dominates C ′ , it follows that I + |= C ′ . Due to the above, this means that I |= C. Hence x implies C, a contradiction.
Similarly, assume that v ∈ {u, v} ∩ {u ′ , v ′ }, then {u ′ , v ′ } = {v, x} for a variable x of C. We claim that C implies x. Hence let I be an assignment with I |= C, and assume that I(x) = 0. From the above it follows that I + |= C ′ . On the other hand, we have that I + (x) = I + (v) = 0, and since {v, x} dominates C ′ , this implies I + |= C ′ , a contradiction. Therefore, C indeed implies x, which is a contradiction to the prerequisites of the lemma.
We are now in a position to prove Proposition 4.6.
Proof. As in the proof of Proposition 4.5 we get that ISO C (B ∪ {0, 1}) is coNP-hard, and we reduce this problem to ISO C (B). Let C 1 (x 1 , . . . , x n , 0, 1) and C 2 (x 1 , . . . , x n , 0, 1) be two B ∪ {0, 1}-circuits. According to Lemma 4.9 one can suppose that neither C 1 nor C 2 implies or is implied by one variable, and further that #Sat(C 1 ) + #Sat(C 2 ) < 2 n where n is the number of variables in C 1 , which is the same as the number of variables in C 2 . Let u and v be fresh variables, and let
. . , x n , u, v), v). As mentioned in the earlier proof of Lemma 4.9, this construction is very similar to what we used there. The major difference lies in the role of the variables that are used in the application of the newly introduced majority function: In the proof of Lemma 4.9, we used new variables z 1 and z 2 that did not appear anywhere else, and whose role was symmetric. In fact, the proof of Lemma 4.9 only works since z 1 and z 2 did not appear in the circuits C 0 i considered in that proof. In the current proof, the situation is different: Here, the variables u and v do appear in the circuits C i (x 1 , . . . , x n , u, v), and they are clearly not symmetric-they "simulate" the values 0 and 1, respectively. In the remainder of the current proof, we make crucial use of the facts established in Lemma 4.9, namely, that the circuits C 1 and C 2 are not implied by, or imply, a variable. This then allows us to apply Lemma 4.10 and ensure that {u, v} is the only dominant pair of C ′ i . Another difference is that in the current proof, the circuits C i (x 1 , . . . , x n , u, v) are indeed D 2 -circuits, where in the earlier result, the majority function was applied to (almost) arbitrary {∧, ∨}-circuits.
We prove C 1 ∼ = C 2 if and only if
Then there exists a permutation π : { x 1 , . . . , x n , u, v } → { x 1 , . . . , x n , u, v } such that for every truth assignment I : { x 1 , . . . , x n , u, v } → {0, 1} it holds that I |= C ′ 1 if and only if π(I) |= C ′ 2 . Observe that because of the majority function, the pair {u, v} is dominant for both circuits C ′ 1 and C ′ 2 . According to Lemma 4.10 we have then {π(u), π(v)} = {u, v}. Suppose that π(u) = v and π(v) = u. Let #C ′ 1 be the number of truth assignments satisfying C ′ 1 that set u to 0 and v to 1, and #C ′ 2 be the number of truth assignments satisfying C ′ 2 that set u to 1 and v to 0. Since C ′ 1 and C ′ 2 are isomorphic through a permutation π such that π(u) = v and π(v) = u we have I(x 1 ) , . . . , 1 − I(x n ), 0, 1) = 0}, since C 2 is a B ∪ {0, 1}-circuit and B contains only self-dual functions. Therefore #C ′ 2 = 2 n − #Sat(C 2 ). But #C ′ 1 = #C ′ 2 implies #Sat(C 1 ) = 2 n − #Sat(C 2 ), i.e., #Sat(C 1 ) + #Sat(C 2 ) = 2 n , which is not the case by assumption, thus providing a contradiction. Therefore π(u) = u and π(v) = v. With this it is easy to see that C ′ 1 ∼ = C ′ 2 implies that C 1 ∼ = C 2 through the same permutation π. Figure 2 we see that Propositions 4.2, 4.4, 4.5, and 4.6 cover all cases. This leads us to the following classification theorems for the complexity of the equivalence-and isomorphism-problems of B-circuits:
By a careful inspection of
Theorem 4.11. Let B be a finite set of Boolean functions.
(1) If B ⊆ E or B ⊆ V or B ⊆ L then EQ C (B) and ISO C (B) are tractable.
(2) In all other cases EQ C (B) is ≤ log m -complete for coNP and ISO C (B) is ≤ log m -hard for coNP.
Results for audit-like problems
This section covers our results about the problems related to the audit and frozen variable problems. We start with the following basic facts about complexity upper bounds.
Proposition 5.1. For every finite set B of Boolean functions, the following upper bounds hold:
As an auxiliary problem we will first examine the generalization of the satisfiability problem SAT * C (B), which asks whether a B-circuit has a satisfying assignment different from the all 1's one. This problem was examined in [CH97] in the constraint setting. . In this case by looking at Post's lattice (see Figure 2) we know that [S 12 ∪ {0}] = S 1 , hence following Proposition 3.1, SAT C (S 12 ∪ {0}) is NPcomplete. We will now reduce SAT C (S 12 ∪ {0}) to SAT * C (S 12 ). Given an (S 12 ∪ {0})-circuit C(x 1 , . . . , x n , 0) we use a new variable x as a replacement for the constant 0. Thus we obtain an S 12 -circuit C ′ (x 1 , . . . , x n , x). Looking at Table 1 we see that the Boolean function g(x, y, z) = x ∧ (y ∨z) belongs to S 12 . Hence, letĈ be the S 12 -circuit defined bŷ
Observe now that C has a satisfying assignment if and only if there is an assignment different from the all 1's one that satisfiesĈ. We conclude that SAT * C (S 12 ) is NP-hard, thus showing that SAT * C (B) is NP-complete for all B such that S 12 ⊆ [B]. If B ⊆ M , then an n-ary circuit C has a satisfying assignment besides the all-1-assignment if and only if it has a satisfying assignment of the form 1 i 01 n−i−1 . Hence SAT * C (B) can be solved with n evaluations of the circuit C.
If B ⊆ L, we can use the linear normal form 0⊕ n i=1 c i x i , which is obviously polynomial time computable, to solve SAT * C (B) efficiently. If B ⊆ D or B ⊆ S 2 0 then we claim that each n-ary B-circuit has at least 2 n−1 satisfying assignments, which obviously makes SAT * C (B) tractable. If B ⊆ D the claim holds for any self-dual circuit has exactly 2 n−1 solutions. If B ⊆ S 2 0 , note that for every B-circuit and compatible assignment I, if I does not satisfy C, then dual(I) does. Indeed, assume that both I and dual(I) do not satisfy C. Since C is a B-circuit, and B ⊆ S 2 0 , we know that the function described by C is 0-separating of degree 2. Thus every set S with |S| = 2 and S ⊆ C −1 ({0}) is 0-separating. The set S defined as S { (I(x 1 ) , . . . , I(x n )), (dual(I)(x 1 ), . . . , dual(I)(x n ))} meets these conditions, and hence is 0-separating. From the definition, it follows that there is some i ∈ {1, . . . , n} such that I(x i ) = dual(I)(x i ), which is a contradiction to the definition of dual(I). In particular, the number of solutions of such a circuit is at least 2 n−1 .
Next we want to study problems which are related to the concept of frozen variables.
Lemma 5.3. Let B be a finite set of Boolean functions. If
Proof. Observe that for all B that satisfy the conditions above all B-circuits are trivially satisfiable, hence FV C (B) and ∃ FV C (B) are in coNP. Let S 02 ⊆ [B] ⊆ R 1 . We will reduce the coNP-complete problem (see Proposition 3.1) SAT C (R 0 ) to ∃ FV C (B) and FV C (B). Recall that due to the very end of Section 2.1, we know that { x ∨ (y ∧ z), 0 } is a base of R 0 . Hence let C be a circuit over { x ∨ (y ∧ z), 0 }. We build a new circuit C ′ out of C by taking a fresh variable x and by replacing every occurrence of 0 in C with x. Then C ′ is an S 02 -circuit. Since V 2 ⊆ S 00 ⊆ S 02 we have ∨ ∈ [B] (see Figure 2) , and hence C ′ ∨ x can be converted into an equivalent B-circuit Note that the only possibly frozen variable in C ′ ∨ x is x, since with setting x to true, every possible assignment to the other variables satisfies the circuit. Finally, x is a frozen variable in C ′ ∨ x if and only if C is not satisfiable.
We will reduce the coNP-complete problem EQ C (D 1 ) (see Theorem 4.11) to ∃ FV C (B) and FV C (B). For that let C 1 and C 2 be two n-ary D 1 -circuits. Let x be a fresh variable and let C ′ = x ⊕ C 1 ⊕ C 2 . Since x ⊕ y ⊕ z is a function in D 1 (see Figure 2) , C ′ is a D 1 -circuit. Consider now the D 1 -circuit C ′′ (x, y, z) = t 2 (x, y, z) (remind that t 2 ∈ D 1 ). The reduction Φ works as follows:
We claim that C 1 ≡ C 2 holds if and only if Φ(
Since C 1 ⊕ C 2 ≡ 0 the formula C ′ is satisfied if and only if x is satisfied. Thus x is a frozen variable and therefore Φ(C 1 , C 2 ) ∈ ∃ FV C (B) and (Φ(C 1 , C 2 ), { x }) ∈ FV C (B). On the other hand, if C 1 ≡ C 2 then we have two cases. If
and there is no frozen variable in C ′ . The following is our main classification result for the problem that asks if there is any frozen variable:
Theorem 5.4. Let B be a finite set of Boolean functions.
(
Proof.
(1) If B ⊆ L then in a B-circuit there is a frozen variable if and only if exactly one of the variables of its linear normal form has a coefficient of 1. Note that the linear normal form can easily be computed from the circuit using simulation (see proof of Proposition 4.2). Now let B ⊆ M and let C(x 1 , . . . , x n ) be a B-circuit. By monotonicity the variable x i is frozen if and only if C(1 n ) = 1 and C(1 i−1 01 n−i ) = 0. Moreover the satisfiability of a monotonic C can be easily tested. If B = S 12 = R 1 ∩ S 1 then every B-circuit C is satisfiable and has a frozen variable because C is 1-separating. (2) Note that an S 1 -circuit has a frozen variable by definition if and only if it is satisfiable and it is therefore equivalent to SAT C (B), which is known to be NP-complete by Proposition 3.1. , there is a k ≥ 2 such that t k is in [B] . Let C 1 and C 2 be B-circuits which are m-and n-ary respectively. Now define
, where x i is a fresh variable for 1 ≤ i ≤ k − 1. Clearly C is a B-circuit. Next we show that this transformation gives the needed reduction. If C 1 , C 2 are both satisfiable then there are assignments α ∈ { 0, 1 } m and β ∈ { 0, 1 } n such that C 1 (α) = C 2 (β) = 1. Then none of the variables of C 1 is frozen in C, since C(γβ1 k−1 ) = 1 for all γ ∈ { 0, 1 } m . The same argumentation holds for all variables in C 2 . Furthermore for all 1 ≤ i ≤ k − 1 it holds that x i is not frozen in C, since C(αβ1 i−1 01 k−i−1 ) = C(αβ1 k−1 ) = 1.
If C 1 , C 2 are both unsatisfiable, then C is not satisfiable and therefore has no frozen variables.
Suppose now without loss of generality C 1 is satisfiable and that C 2 is not, then C ≡ C 1 ∧ x 1 ∧ · · · ∧ x k−1 and obviously at least all of the If C is unsatisfiable, then because of C ′ then G is satisfiable only by setting y i to 1 for all 1 ≤ i ≤ k. The same holds if C has the all-1 assignment as only satisfying assignment because of C ′′ . Hence in both cases all y i are frozen.
On the other hand, if there is an α ∈ { 0, 1 } n such that α = (1, . . . , 1) and C(α) = 1 then none of the x i 's is frozen (1 ≤ i ≤ n), since G can be satisfied by just setting all the y i 's to 1. Furthermore, for each j ∈ { 1, . . . , k } holds G(α1 j−1 01 k−j ) = 1 = G(α1 k ), hence none of the y j 's is frozen.
Concerning the variant of the above problem, where the frozen variable is part of the input, we obtain the following classification:
Theorem 5.5. Let B be a finite set of Boolean functions.
( We reduce FV C (R 1 ) to FV C (S 12 ) (FV C (BF) to FV C (S 1 ), resp.). For that, let C be a circuit over the R 1 -base { x ∧ (y ∨ z), 1 } (over the BF-base { x ∧ y, 1 }, resp.) and let V be the set of variables used in C. Build a circuit C ′ by taking a variable x that is not contained in C and replace every occurrence of 1 in C by x. Then C ′ ∧ x is an S 12 -circuit (an S 1 -circuit, resp.), which can only be satisfied by assignments that set x to 1. For all these assignments, C ′ ∧ x is satisfied if and only if C is satisfied. Therefore (C, V ) ∈ FV C (R 1 ) ((C, V ) ∈ FV C (BF), resp.) if and only if
To obtain a classification for the audit problem, we first note the following link between the complexity of the problem ∃ FV C (B) and the audit problem: ( 
, where x i is a variable not occurring in C for 1 ≤ i ≤ k. If C is not satisfiable then x i is frozen for 1 ≤ i ≤ k. If C is satisfiable by an assignment α none of the variables from C is frozen in C ′ , since C ′ can be satisfied by setting all the x i 's to 1. Furthermore x i is not frozen for 1
We finish this section with a classification of the unique satisfiability problem.
Theorem 5.8. Let B be a finite set of Boolean functions.
In all other cases Unique SAT C (B) is tractable.
(1) Trivially Unique SAT C (B) ≤ log m Unique SAT C (BF) for an arbitrary set B of Boolean functions. According to Proposition 3.5,
We show that Unique SAT C (S 1 ∪ {1}) ≤ log m Unique SAT C (S 1 ), which in turn will prove that Unique SAT C (BF) ≤ log m Unique SAT C (B) for all B such that S 1 ⊆ [B]. Let C be a S 1 ∪ {1}-circuit and let x be a variable not occurring in C. Let C ′′ be the circuit obtained from C in replacing every occurrence of 1 by x. Finally consider C ′ = C ′′ ∧ x. Observe, that since ∧ ∈ S 1 the circuit C ′ is an S 1 -circuit and #Sat(C) = #Sat(C ′ ). 0 or B ⊆ D the claim holds because as we have seen before any such circuit has at least 2 n−1 satisfying assignments. If B ⊆ M, then an n-ary B-circuit C has more than one satisfying assignment if and only if there is an i ∈ { 1, . . . , n } such that C(1 i−1 01 n−i ) = 1. If B ⊆ L, then the number of satisfying assignments for every B-circuit can easily be determined using its linear normal form.
Enumeration problems
We now present our results for the enumeration problem. The analogous problem has been studied in the constraint context by Nadia Creignou, Jean-Jacques Hébrard, Henning Schnoor, and Ilka Schnoor in [CH97, SS07] . The counting problem (i.e., determine the number of solutions of a given circuit has been studied in [RW05] ).
Theorem 6.1. Let B be a finite set of Boolean functions. Then the following holds:
has a polynomialdelay enumeration algorithm. (2) Else Enum SAT C (B) has no polynomial-total-time enumeration algorithm unless ¶ = NP.
Note that since every polynomial-delay algorithm is also a polynomial-total-time algorithm, the above theorem implies that in the context of enumerating the solutions for B-formulas, the two notions coincide. In particular, the theorem completely classifies the "efficient" cases with respect to either of these notions. Proof.
(1) Let us first examine the case where B ⊆ M or B ⊆ L. In this case it follows from Proposition 3.1 and Figure 2 that the satisfiability problem for B ∪ {0, 1}-circuits can be solved in polynomial time. Thus it is easy to see that the following algorithm has polynomial delay: Let C(x 1 , . . . , x n ) be a B-circuit. We first check if C[x 1 /0] (that is, the circuit resulting from C when replacing all gates labeled x 1 with a gate computing the constant 0-function) is satisfiable, if yes, we recursively print the satisfying solutions of this circuit with the additional assignment x 1 = 0. We do the same for the analogously defined C[x 1 /1]. For a circuit without variables, we print the empty assignment.
Let us now consider the case where B ⊆ D, or B ⊆ S 2 0 . In this case, as we have seen in the proof of Theorem 5.2, we know that for any B-circuit C and any assignment I to the variables of C, if I is no solution for C, then dual(I) is. This gives a polynomial-delay enumeration algorithm for the solutions of C, by testing the set of all assignments in an appropriate order: let the variables of C be x 1 , . . . , x n , then use an arbitrary order, for example the lexicographical order, on the assignments I with I(x 1 ) = 0, and for each of the assignments considered, test if I or dual(I) satisfies the circuit. In the cases where the answer is "yes," print the corresponding assignment. Due to the above mentioned property, this gives at least one solution for each I considered, since if I is not a solution, then dual(I) is. Therefore, since it can be verified in polynomial time if a given assignment is a solution for the circuit, this clearly gives a polynomial delay algorithm. show that if B is such that S 12 ⊆ [B], then Enum SAT C (B) has no polynomial-totaltime enumeration algorithm unless ¶ = NP. We show that the existence of such an algorithm for B-circuits implies that SAT * C (B) can be decided in polynomial time. The theorem then follows from the proof of Theorem 5.2, since there it was proven that SAT * C (B) is NP-hard. Let C be a B-circuit. First check if the constant 1-assignment is a solution of C, this can be done in polynomial time. Let i be 1 if this is the case, and let i be 0 otherwise (i.e., if the constant 1-assignment does not satisfy C). Clearly, C has a solution different from the all-1-solution if and only if it has at least i + 1 many solutions. Using a a polynomial-total-time enumeration algorithm for B-circuits, this question can be decided as follows:
Since i + 1 can be at most 2, the time that a polynomial-total-time enumeration algorithm can spend for enumerating all of C's solution is bounded by a polynomial in C. Therefore, we can simply start the algorithm, and wait if it finishes in this time. If it does, then its output is the full list of solutions for C, and we obviously can decide if there is solution different from the constant-1-solution present in this list. If it does not finish in this time, then there are more than i + 1 solutions, and thus there is one which is not the constant-1-solution. Note that we deduce this fact solely from the observation that the algorithm runs longer than allowed for i + 1 solutions, independent of any output the algorithm may have printed up to that time.
In the case of the existence of a polynomial-delay enumeration algorithm it is of interest to further examine the complexity of the enumeration when requiring the solutions to be output in lexicographic order. As observed in [JPY88] this further requirement can dramatically increase the complexity. We prove that this is indeed the case for some sets B. We show how a polynomial-time decision algorithm for this problem can be obtained from a polynomial-delay enumeration algorithm for B-circuits that produces solutions in lexicographic order. To this end, let C be a B ∪ {0}-circuit. Introduce a new variable x 0 , and construct the circuit C ′ , which is obtained from C by replacing every occurrence of 0 by x 0 . Then C ′ is a B-circuit. It is clear that C has a solution if and only if C ′ is satisfiable and the lexicographically first solution of C ′ maps x 0 to 0, which clearly finishes the proof, since the lexicographic order enumeration algorithm has to produce the first solution in polynomial time, or determine that none exists.
In addition to the cases where the satisfiability problem for B-circuits is NP-complete, and therefore efficient enumeration algorithms obviously cannot be hoped for unless ¶ = NP, we also showed that in the cases where tractability of the satisfiability problem follows from a simple "trick," like the knowledge that the all-1-assignment is a solution to the circuits, efficient enumeration algorithms do not exist. An interesting special case here is the case of self-dual circuits. The satisfiability problem again is easy, simply because any such circuit is always satisfiable. But the property of self-duality does not only give one solution, it guarantees that half of the possible assignments are solutions. Therefore it is not surprising that these solutions also can be enumerated in an efficient way. However, since the property of self-duality does not say anything about the set of solutions where a given variable is set to 0, this does not help us to construct a lexicographical order enumeration algorithm.
Given the above results and those on counting given in [RW05] , one can see that counting is "harder" than enumeration in the following sense: For all cases in which [RW05] gives a polynomial-time algorithm for the counting problem, we also obtain an efficient (polynomial-delay) algorithm for enumeration. The converse is not true: For monotone functions, efficient enumeration is possible, but counting cannot be done in polynomial time, unless # ¶ ⊆ FP. When considering lexicographic enumeration algorithm, the picture is similar, with the notable exception of the clone of the self-dual functions: As already discussed above, enumeration is trivial for these functions. For a similar reason, the counting problem is trivial here as well (a self-dual function is satisfied by exactly half of its possible arguments). However, the self-dual property does not help in obtaining an algorithm for enumeration in lexicographic order.
Conclusion
We have obtained complete classifications for the equivalence and isomorphism problems, the frozen variables problems, the unique satisfiability problem, the audit problem and the enumeration problem for Boolean circuits. The classification into "hard" and "easy" classes can be refined such that the internal structure of the tractable cases becomes visible. For this, one has to use stricter reductions (e.g., logspace reductions or logtime projections), and one obtains problems complete for subclasses of ¶. For some of our problems, this has been done in [Rei01] .
We think it is interesting to observe that, e.g., equivalence of OBDDs is decidable in polynomial time, while we identify here intractability for many clones in the lattice. As a consequence, this shows that, if ¶ = NP, in all these cases OBDDs provide a provably less succinct representation than Boolean circuits. Analogous remarks hold for cases of the other algorithmic tasks that we consider, where a difference in complexity between OBDD representation and circuit representation appears.
In general, given a Boolean function f , it is coNP-hard to determine if it is in a clone B (if f is given by a general circuit; the problem becomes very easy if f is given by truth-table, see [Vol09] ). This might seem to destroy all relevance of our just discussed results. However, we would like to mention that in practice, circuits computing functions f are synthesized in one way or the other, hence we know the minimal clone it belongs to, and thus, our tractability results are relevant.
In this paper we studied the complexity of problems related to circuits. So it is natural to ask what can be said about the formula case. For this we define B-formulas as "treelike" B-circuits or analogously as B-circuits, where all gates have a fan-out of at most 1. Interestingly the study of B-formulas leads to different dichotomy-theorems. The main reason for this phenomenon is, that circuits can be regarded as a succinct representation of formulas. Partial results in this direction have been obtained in [Rei01, Sch10] .
Finally we would like to mention that another possible syntactic restriction of formula related problems is to consider generalized Boolean CNF formulas, also known as CSPs, see [CKS00, CV08] . Many results about the problems considered here have been obtained in the CSP framework, see the survey [CV08] .
